Abstract-Modern multiprocessor and multicore architectures adopt shared resources to meet increased performance requirements. Adaptive arbiters, such as FlexRay, have been adopted to grant access to shared resources. While increasing the performance, timing analysis is more challenging with this kind of arbiter. This paper considers real-time tasks that are composed of superblocks, while superblocks themselves are composed of phases. Phases are characterized by their worstcase computation time on their processing element and their worst-case number of access requests to a shared resource. Resource accesses, such as access to caches or scratchpad memory, are synchronous and cause the processing element to stall until the access is served. Based on dynamic programming, we develop an algorithm that safely derives an upper-bound of the worst-case response time of a phase. The worst-case response time of a task can then be determined for both sequential or time-triggered execution of superblocks. Experimental results are conducted for a real-world application.
I. INTRODUCTION
In the multicore era, the performance improvement w.r.t. computation depends on instruction, data and task parallelism. In order to reduce hardware costs, commercial multicore platforms typically have shared resources, such as buses, main memory, and DMA. These shared resources are the new bottleneck for performance improvement.
Resource sharing in Commercial Off The Shelf (COTS) multicore systems is typically designed to improve average performance. However, when considering safety-critical embedded systems, such as controllers in Automotive Open System Architecture (AutoSAR) [1] , bursty and irregular resource accesses to a shared resource might make the system miss its deadlines. Hence, interference due to contention on the shared resources has to be considered.
Multiprocessor scheduling has been studied in the literature for parallel systems without resource sharing, e.g., [5] . However, with shared resources, timing predictability becomes complicated, and has recently become an important topic both in the architectural design and the analytical tool design. Edwards and Lee [3] propose PRET machines to modify either memory arbitration or cache behavior for improving the timing predictability. Closely related to timing analysis for systems with shared resources, there are also works that focus on spatial interference or data conflicts caused due to cache accesses, e.g., Guan et al. [6] and Li et al. [8] . In [6] , Guan et al. propose a scheduling algorithm and a schedulability test based on linear programming for multicore systems with shared L2 cache. Timing analysis, based on linear programming, considering cache conflicts is provided in [8] .
Resource accesses might be asynchronous, e.g., message passing, or synchronous, e.g., memory accesses due to cache misses. For asynchronous resource accesses, the interference of the shared resource can be resolved by analyzing the required buffer size and the events that are produced to the resource. Approaches like Modular Performance Analysis [17] , or SymTA/S [16] can be applied to analyze the worstcase response time. However, for synchronous accesses, an access request blocks the processing element until the access is served. As a result, the more the accesses to a shared resource of a task are blocked, the larger the worst-case response time (WCRT) will be.
To provide timing guarantees, several researchers, such as Pellizzoni et al. [9] , [10] and Schliecker et al. [13] , [14] , have recently proposed methodologies to analyze the worstcase delay a task suffers due to accesses to a shared bus and shared memory, assuming synchronous resource accesses. Specifically, in [9] , [10] , a framework is developed to analyze the maximum delay that a task may suffer due to peripheral interference. Furthermore, a coscheduling algorithm is proposed to maximize the admitted peripheral traffic on the bus while the timing constraints of real-time tasks are satisfied. Schliecker et al. [13] , [14] consider a system with a global shared resource, in which the maximum and the minimum numbers of accesses in particular time windows are assumed to be given. By assuming fixed-priority scheduling on the shared resource with statically assigned priorities to tasks, the worst-case interference is derived based on the access patterns of higher priority tasks.
The time division multiple access (TDMA) policy has been adopted in many industrial applications to improve timing predictability, to eliminate interference by task isolation, and to simplify schedulability analysis. By applying static analysis to compute the feasible traces, Rosen et al. [12] developed approaches to derive efficient TDMA arbitration policies. Schranzhofer et al. [15] developed a framework for analyzing the worst-case response time of real-time tasks when TDMA is applied to arbitrate access to a shared resource.
In order to be able to adapt to real-time tasks with early completion or less resource accesses, adaptive resource arbiters, such as the FlexRay communication protocol [4] , have been proposed and adopted recently. An adaptive resource arbiter combines dynamic and static arbitration, in which an arbitration interval is divided into a static arbitration segment with a static slot to processing element assignment and a dynamic arbitration segment. As a result, it provides isolation between processing elements in the static arbitration segment, ensuring timing guarantees, and, in the dynamic segment, allows dynamic arbitration to improve the response time. Timing analysis of asynchronous resource accesses for the FlexRay communication protocol has been recently developed by Pop et al. [11] and by Chokshi et al. [2] whereas Lakshmanan et al. [7] consider hierarchical bus structures composed of FlexRay, CAN, etc. Nevertheless, synchronous resource access leads to blocking, which is not considered by these approaches.
For synchronous resource accesses with a TDMA resource arbiter, we can apply the results in [15] , whereas the results in [10] can be adopted for a dynamic arbiter, such as the firstcome-first-serve (FCFS) or the round-robin (RR) strategy. The adaptive resource arbiter requires the joint considerations of dynamic and static arbitration, and, hence, the analysis frameworks in [10] , [15] cannot be directly applied. To the best of our knowledge, providing timing guarantees for synchronous resource accesses with an adaptive resource arbiter is an open problem. This paper considers systems with a shared resource, that requires a bounded amount of time to complete a request once access is granted. Access to the resource is synchronous and granted by an adaptive arbiter for at most one request at a time, resulting in blocking time for any other request. An ongoing access to a shared resource cannot be preempted. Moreover, we assume that the positions of accesses to the shared resource are not known a priori and neither is their order. We assume a hardware platform without timing anomalies, such as the fully timing compositional architecture proposed by Wilhelm et al. [18] and consider a given task partitioning, in which a task is allocated on a predefined processing element. Each task is divided into a set of superblocks, which are executed in a fixed sequence, and characterized by their worst-case number of accesses to the shared resource and their worst-case computation time. The contributions of this paper are as follows:
• Based on dynamic programming, we develop an algorithm that derives an upper-bound of the worst-case response time (WCRT) for superblocks and tasks, considering the delay caused by accesses to the shared resource.
• Our analysis generalizes the analysis in [10] for dynamic resource arbiters only and in [15] for static resource arbiters (TDMA) only.
• We present experimental results for a real-world application, and show that minor suboptimal decisions can result in significantly increased WCRTs.
In Section II, we introduce the proposed task model and model of the shared resource. We give an overview of our proposed algorithm in Section III and detail our notation and methodology in Section IV. Sections V and VI describe our WCRT analysis and proof its correctness. Experimental results are shown in Section VII. Section VIII concludes the paper.
II. SYSTEM MODEL
This section presents the models of the tasks, the processing elements, the schedulers, and the resource arbiter of the shared resource.
A. Models of Tasks and Processing Elements
We consider the same models of tasks and processing elements as in [15] , in which there is a set P of processing elements that execute independently. Processing elements share a common resource, for example, an interconnection fabric (bus) to access a shared memory. We assume tasks being constituted by a sequence of superblocks and compute a static schedule, such that a set of superblocks S j , comprised by a single or multiple tasks, executes periodically with period W j on processing element p j ∈ P.
Superblocks are structured as (1) an acquisition phase, (2) an execution phase, and (3) a replication phase. The acquisition phase (the replication phase, respectively) of superblock s i,j is characterized by its maximum number of requests to access the shared resource µ max,a i,j (µ max,r i,j , respectively); during such a phase, the superblock does not perform any relevant computation. The execution phase of superblock s i,j is characterized by its maximum number of requests to access the shared resource µ max,e i,j and its maximum required computation time exec max i,j on processing element p j . Superblock s i,j has a deadline d i,j . As shown in Fig. 1 , depending on the superblock code, it is possible for the acquisition/replication phase to be omitted or for the execution phase to contain no access requests.
We assume the parameters µ bounded. For a detailed discussion about the above models, please refer to [15] . Tab. I gives a summary of symbols used throughout this paper.
B. Model of the Shared Resource
Following the model in [15] , the shared resource is only able to serve at most one access request at any time; a resource arbiter decides which request is granted. In other words, resource accesses are assumed non-buffered, for example, shared memory access due to cache misses or scratchpad memory misses, and results in the application to wait until an issued access is served. In this paper, we consider an adaptive arbiter, that follows the FlexRay protocol, where arbitration is conducted based on a sequence of arbitration rounds. Each round comprises a static segment followed by a dynamic segment. Once access to the shared resource is granted, the arbiter, denoted Θ, serves an access request within C units of time. We assume that processing elements and the resource arbiter initialize synchronously, such that the first arbitration round of Θ and the first superblock on each processing element start at time 0. The static segment comprises a sequence of M Θ (time) slots, indexed from 0 to M Θ − 1. Let L Θ be the length of the static segment, while σ m is the starting time of slot m relative to the beginning of the round, with σ 0 = 0. For ease of notation, we define σ MΘ = L Θ ; the duration of slot m is then δ m = σ m+1 − σ m . Each slot serves requests of a single processing element according to function θ(m, p j ), i.e., θ(m, p j ) = 1 if slot m is assigned to p j and θ(m, p j ) = 0 otherwise. Multiple slots can be assigned to the same processing element. A request of p j in its assigned slot m is served only if it can be completed within the slot, i.e., it must arrive at least C time units before the end of the slot.
The dynamic segment of arbiter Θ is defined by its length ∆ Θ and the length of a mini slot. All processing elements contend for access to the shared resource during the dynamic segment, and again a request is granted only if it can be completed within the dynamic segment. Two arbitration models are possible. Under constrained request arbitration, resource accesses are granted in FCFS order at the beginning of each minislot, while greedy arbitration grants resource accesses in FCFS order, independent of their arrival time. The FlexRay communication protocol is a special case of the above definition when the dynamic arbitration segment is constrained and static slots all have the same duration. An example is shown in Fig. 1 . Due to space limitation, we will focus our presentation for constrained request arbitration, i.e., FlexRay communication protocol. The results can be easily applied for greedy request arbitration and RR arbitration for the dynamic arbitration segment with minor changes, which are similar to the extension from FCFS to RR in [10] . We assume ∆ Θ + L Θ to be an integer multiple of the period W j of the set of superblocks S j under analysis.
C. Problem Definition
In this paper we study the problem of deriving the worstcase response time (WCRT) of the tasks executing on a processing element p j ∈ P. Accesses to the shared resource are synchronous, i.e., once an access request is issued by a task/superblock, it has to stall until this access request is served by the shared resource. We assume an adaptive arbiter Θ, following the constrained request arbitration, granting access to the shared resource. The length of an arbitration round ∆ Θ + L Θ and the period W j are integer multiples. Previous work considered dynamic arbitration [10] or static arbitration [15] only. Thus, these approaches are incapable of considering the interdependency of the delays caused by slotted arbitration in the static segment and the delay caused by contention in the dynamic segment. This paper proposes a generalization of these studies to allow the analysis of adaptive resource arbiters. An adaptive schedule for the shared resource is said to be schedulable if all the superblocks on all processing elements can finish before their respective deadlines.
III. ANALYSIS OVERVIEW
In our analysis we propose an algorithm that derives the worst-case execution trace for the sequence of superblocks S j that executes on element p j . In other words, we derive the trace that results in the WCRT for the task. The degree of freedom for constructing this worst-case trace is the sequence of access requests and the computation that have to be performed in the individual superblocks. Delays due to shared resource contention come from two cases: (1) an access request happens during the static segment, but the current slot is assigned to another processing element or there is not enough time to complete the request; or (2) an access request happens during the dynamic segment of the arbiter, but other access requests are already in the queue or there is not enough time to complete the request. In both cases, the access request has to wait either its turn in the dynamic segment or until the beginning of its next assigned static slot, whichever comes first. To simplify the discussion, we will refer to time slots assigned to processing element p j as "frames of p j ". The dynamic segment is a frame for every processing element p j as well, since all elements contend for access to the shared resource during the dynamic segment. We propose a dynamic programming algorithm to solve this problem iteratively. The key idea is as follows. Let u be the number of access requests performed by the sequence S j , and i be the number of requests performed by tasks running on other cores that interfere (delay through contention) with S j during dynamic segments. Our algorithm derives the minimum amount of time that the superblocks in S j must compute to reach the beginning of a particular frame f , for any feasible value of u and i; note that increasing u and/or i can increase the resource access delay suffered by the task, hence less computation time is required to reach a given frame. Based on this information, the algorithm then iteratively derives the minimum amount of computation time required to reach the following frame f +1, and so on and so forth until the required computation time to reach frame f + 1 becomes greater than the worst-case computation time of the task for any value of u and i; this implies that in the worst case the task can only reach up to frame f .
Due to the blocking behavior of access requests, a frame f can be reached in the "free" state, i.e., the processing element that executes S j has no unserved access requests upon activation of frame f , or in the "pending" state, i.e., the processing element stalls, because there is an unserved access request that has to be served immediately upon activation of frame f . The minimum amount of computation time is then stored in two tables E F (f, u, i) and E P (f, u, i) for the free and pending states, respectively.
Consider Fig. 2 as an example to compute the minimal computation time. We want to determine the minimum amount of computation time E F (f + 1, u, i) and E P (f + 1, u, i) that is required to reach frame f + 1 in the free and pending state, respectively, for a particular combination of u access requests and i interferences. Then, this value depends on the values computed for the previous frame, E F (f, u , i ) and E P (f, u , i ), for all values of u , i that are compatible with u, i: note that u − u and i − i represent the amount of performed access requests and suffered interferences, respectively, between the beginning of frames f and f + 1. Clearly, it must hold i ≤ i. Furthermore, u must be strictly smaller than u to be able to reach frame f + 1 in the pending state, since at least one access request needs to be issued after frame f is reached to enter the pending state. This condition is not required if frame f + 1 is reached in the free state. In other words, computing value E P (f + 1, u, i) depends on the values E F (f, u , i ) and E P (f, u , i ) for the previous frame, for all combinations of u < 3 and i ≤ 3 (dark gray field in Fig. 2) ; while E F (f + 1, u, i) depends on the values E F (f, u , i ) and E P (f, u , i ) for u ≤ 3 and i ≤ 3 (light gray field in Fig. 2 ). In the remainder of this paper, we will detail how to derive the amount of computation time that is required to move from one configuration to the other, i.e., how to compute the minimum amount of computation time that is required to get from
Furthermore, we will show how to initialize the tables for the first slot and how to compute the final WCRT when the iteration stops.
IV. ANALYSIS METHODOLOGY
To simplify the derivation of WCRT bounds, we split our analysis in two parts. Algorithm 1, described in Section V, computes the WCRT of a single phase, based on its maximum amount of access requests µ max, [a|e|r] i,j to the shared resource and its maximum amount of computation time exec max i,j . Algorithm 2, which will be detailed in Section VI, is then used to compute the WCRT of a complete superblock and task. The start time of a phase t s equals the completion time of the preceding phase, in case of sequential execution, or a specified starting time, in case of time-triggered execution. The first phase of the first superblock starts at time 0. Depending on the start time of a phase, the initialization stage of Algorithm 1 (lines 2-7) initializes the tables for the dynamic programming approach. The second stage, or the analysis stage (lines 8-21), performs the dynamic programming analysis described in Section III. This stage iterates until the minimum amount of computation required to reach frame f + 1 exceeds the maximum amount of computation exec max i,j . The finalization stage (lines 22-23) then derives the WCRT of the phase based on f and the dynamic programming tables E F and E P . Notations used in the analysis for a phase: To simplify notations, we drop the subscripts i, j from superblock s i,j and consider a phase under analysis defined by parameters {t s , µ max , exec max }. For an acquisition or replication phase, we simply set exec max = 0, and
, or µ max = µ max,r i,j , respectively; while for an execution phase, we set
. Consider p j to be the processing element on which the phase under analysis executes. Then we define ψ to be the total number of static slots assigned to processing element p j , i.e., ψ = 0≤m<MΘ θ(m, p j ). Since both assigned static slots and the dynamic segment count as frames of p j , it follows that p j has ψ + 1 frames in each arbitration round. To simplify the algorithm description, we introduce some notations describing important properties of each frame. We use I to represent the ordered set of the indexes of frames assigned to p j . Static slots have indexes from 0 to M Θ − 1 as detailed in Section II-B, while we assign index M Θ to the
... Then H I f can be written as:
Our proposed algorithm computes the WCRT of a phase, by finding frame f that can be reached by the worst-case trace. Depending on the phase under analysis, many arbitration rounds might be necessary until this frame can be found. Therefore, the amount of arbitration rounds that have been performed needs to be considered. Let r 0 be the arbitration round, during which the phase is activated, i.e., the w-th round such that
, and r i be the (w + i)-th round. Then frame 0 is the first frame of p j in round r 0 and frame f is frame (f mod (ψ + 1)) of p j in round r f /(ψ+1) . For notational simplicity, we set H I f = H I f mod (ψ+1) ; analogously, we translate the starting time t s of a phase to the starting timet s relative to the beginning of the current round.
Interference during the dynamic segment of arbiter Θ depends on the access pattern of the other processing elements to the shared resource. We capture this pattern through a set of arrival curves: arrival curve α k (∆) represents the maximum amount of resource access requests that can be produced by tasks running on processing element p k during a time window of length ∆. Pellizzoni et al. [10] introduced a methodology to derive arrival curves for the different superblock models (sequential or time-triggered) that we consider in this work. We translate the α k (∆) representation, such that α k (f ) represents the maximum amount of resource accesses by p k in a time window of length equal to the interval between the start time of the phase under analysis and the beginning of frame f . Consider multiple interfering processing element for a phase executing on processing element p j , e.g., a set of interferers IP , such that IP ⊆ P \ p j . Then we approximate Algorithm 1 Analyze a single phase
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the overall interference of these interferers to the phase under analysis as the sum of the individual interferences, i.e.,
. This is a pessimistic assumption, but to the best of our knowledge, deriving tight bounds on the combined interference is still an open problem. In fact, obtaining an exact interference pattern, for multiple competing processing elements, onto the superblock/phase under analysis is exponential in the number of interfering phases [10] , which makes it intractable in most practical settings. Finally, interference is affected by two more parameters: (1) the number of processing elements Λ tot that can interfere with the phase under analysis and (2) the number of processing element Λ pre , that can have pending access requests that are serviced before a pending request of p j at the beginning of the dynamic segment, i.e., the number of interfering access requests once the dynamic segment becomes active. As we show in Section V, the worst-case pattern in this situation is produced when the phase under analysis becomes pending in slot I ψ−1 , its last assigned slot in the static segment. Since arbitration in the dynamic segment is performed in FCFS order, Λ pre includes all processing element that can interfere with the phase under analysis and are assigned at least one static slot with index smaller than I ψ−1 . Given a tight interference representation, our proposed algorithm performs a tight worst-case response time (WCRT) analysis.
V. ANALYSIS FOR A SINGLE PHASE
In this section, we will introduce the three stages required to derive the WCRT for a single phase. The two data structures E F (f, u, i) and E P (f, u, i) represent the minimum amount of time required to reach a particular frame f such that u access requests have been served and i interferences have been suffered, for u ∈ {0 . . . µ max } and i ∈ {0 . . . α(f )}. Section V-A details on the initialization phase, which depends on the starting time t s of the phase under analysis. Section V-B introduces the analysis of a single phase, based on a dynamic programming approach. The algorithm iterates until a frame f is reached, such that each entry in E F (f + 1, u, i) and E P (f + 1, u, i), ∀u, i, exceeds exec max . Section V-C shows how to derive the final WCRT for the phase under analysis, based on the previously computed data structures E F and E P .
A. Initialization Stage
The initialization stage computes the amount of computation that is required to reach the first framef after the activation of a phase at time t s . Depending on this starting time, the phase is activated either (a) within the static segment of arbiter Θ but the slot is not assigned to p j or (b) within the static segment and within a frame (i.e., a slot assigned to p j ) or (c) within the dynamic segment -compare cases "a)", "b)" and "c)" in Fig. 3 . Note that time windows that depend on variable parameters in Fig. 3 are marked with an asterisk ( * ) as superscript -namely time windows that depend on u, i and Λ tot . First, in "case a)", the amount of time required to reach framef is only related to the amount of time between the activation time t s and the start time of the next frame. Framē f can be reached in the pending state, if an access request can be issued immediately upon the activation of the phase, i.e., no computation is performed and E P (f , 1, i) = 0, ∀i, see Eq. (3), case 2.
1 If no access request can be issued, framef cannot be reached in the pending state, i.e., E P (f , 1, i) = ∞, ∀i, see Eq. (3), case 1. Framef can be reached in the free state by performing computation from the activation of the phase until the activation of framef , hence
Second, "case b)", considers the case, that the current slot is a frame of p j , i.e., the phase can immediately issue an access request that will be granted by the arbiter. Therefore, E F (f , u, i) is a function of the current frames remaining duration, the amount of issued access requests u and the time between the current framef − 1 and the next framef , see Eq. (2), second case. E P (f , u, i) is computed analogously, except that the last access request is issued C − time units before the frame expires. 2 As a result, this request is not served anymore, the phase has to stall until the activation of framef and no computation can be performed between the current and the next slot, see Eq. (3) -third case.
Third, "case c)", considers the phase to start in the dynamic slot. For both cases, reaching slotf in the pending or in the free state, the required amount of computation is related to the distance of the dynamic frames activation time, the amount of access requests and the amount of interference (denoted as min(i, uΛ tot )C -will be explained in more detail in Section V-B). In order to reach framef in the pending state, computation is performed, such that the last request is issued C − time units before the expiration of the dynamic segment. As a result, the request cannot be served in the dynamic segment anymore and the processing element has to stall until the activation of framef , i.e., the element is in pending state upon activation of framef , see Eq. (3) - 1 If z > 0, function z + is z; otherwise z + is 0 2 is an arbitrary small value, greater than 0 fourth case. In contrast to that, framef is reached in the free state, if computation is performed during the current frames expiration and the next frames activation, denoted H If −1 , see Eq. (2) -third case.
Algorithm 1 shows the derivation of the WCRT of a single phase. The input to the algorithm is the activation time t s , the maximum amount of computation exec max , the maximum amount of access requests µ max , the arbiter Θ and the set of interferers IP for the phase under analysis. First the data structures E P and E F are initialized to ∞. Then the starting time relative to the current arbitration roundt s and the next framef for the phase under analysis are computed, see Line (3) and (4). Data structures E P (f , u, i), E F (f , u, i) are initialized for all u and i, as described in this section, see Line (5) and the termination condition reachable is set to true.
B. Analysis Stage
After the initialization is done, the main loop of Algorithm 1 starts in Line (8) . This loop computes the minimum amount of computation time that is required to reach the next frame for all combinations of u served access request, i suffered interferences for states "free" and "pending", see Line (13) in case the frame f is a static slot and Line (15) in case frame f is the dynamic segment.
The loop iterates until there is no entry in neither E P nor E F , that exceeds the maximum amount of computation time exec max for the phase under analysis. In other words, there exists no trace such that frame f + 1 can be reached. Then reachable is not set to true, and the loop terminates. As a result, the last iteration of the algorithm computes values E P and E F for the unreachable frame f + 1. See Fig. 1 for an example to compute E F (4, u, i), assuming E F (5, u, i) cannot be reached for any combination of u and i. Therefore, the finalization phase computes the final WCRT based on the previous frame, i.e., frame f , since the WCRT of the worstcase trace must be between frames f and f + 1.
Lemma 1: Algorithm 1 terminates, for phases with finite values for parameters exec max and µ max , and an arbiter with frame sizes larger than or equal to C.
Proof: Every iteration of the Algorithm increments the variable f , that denotes the next frame. For finite parameters exec max and µ max , and an arbitration policy that guarantees at least one access request to be served per cycle, the amount of frames (and arbitration cycles) that is required to finish this phase equals to at most the sum of the amount of access requests µ max and the maximum amount of computation exec max that have to be performed. In order to reach the beginning of frame f + 1 from frame f , at least one access request has to be issued C − time units before f expires, i.e., f + 1 is reached in the pending state. Otherwise, computation amounting for H I f is performed between frame f and f + 1, i.e., f + 1 is reached in the free state.
such that reachable is not set to true and the Algorithm 1 terminates.
E P and E F are computed differently, depending on whether the next frame f + 1 is a static slot of the dynamic segment. The following two sections will detail on the differences.
1) Static Slot: The minimum amount of computation that is required to reach frame f + 1, if frame f is a static frame, is computed in Eq. (4) and (6), for the free and the pending state respectively. Eq. (4) computes the minimum amount of computation that is required to reach frame f + 1, by considering E F (f, u − p, i) and E P (f, u − p, i), the duration δ I f of frame f , the time spent serving p access requests, ∀0 ≤ p ≤ u, and the time between frames f and f + 1, denoted H I f . As a result, E F (f + 1, u, i) computes as the minimum amount of time that is required to reach frame f +1, considering all combinations of u − p access requests served previous to frame f and p access requests served in frame f , for the "free" as well as for the "pending" state. Frame f + 1 is reached in the free state, and therefore Eq. (4) considers computation to be performed in between frame f and f + 1, i.e., by the term H I f .
Analogously, Eq. (6) computes how to reach frame f + 1 in the pending state. An access request is issued C − units of time before frame f expires, resulting in this request not being served during frame f anymore. This way, the stall time of the element is maximized, and thus the amount of computation that is performed during frame f (at most δ I f + ) and between frame f and f + 1 (equals 0 since H I f is neglected) is minimized. Issuing the access request at any later point results in an increased amount of computation that has to be performed, and thus not in the worst-case trace. Note that in Eq. (4) and (6), the amount of served access requests during frame f is increased by 1 for the pending states. This is due to the fact that upon the activation of frame f , an access request will be issued immediately. Furthermore, note that the variable p for Eq. (6) starts at 1, since at least a single access request must remain unserved, otherwise frame f + 1 cannot be reached in the pending state.
Lemma 2: If frame f is a static slot, Eq. (4) and Eq. (6) compute the minimum amount of computation that have to be performed, such that frame f + 1 can be reached in the free and pending state, respectively, for u served access requests and i interfering access requests by other phases.
Proof: For a particular frame f +1 and number of served access requests u, Eq. (4) and Eq. (6) compute the required amount of computation for all possible values of already served access requests u − p (before frame f ) and access requests p served in frame f , based on the pending and the free state. The minimum among these values, based on both the pending and the free state, is returned, and therefore Eq. (4) and (6) result in the minimum amount of computation time that is required to reach frame f + 1 in the free state and pending state respectively.
2) Dynamic Slot: In case frame f is a dynamic slot, interfering access requests have to be considered. The minimum amount of computation that is required to reach frame f +1, is computed in Eq. (5) and (7), for the free and the pending state respectively. The respective amount of computation is derived for all possible remaining access requests p and remaining interfering access requests l. The minimum of these values is considered for further computation and stored in E P and E F , see Lemma 3.
Eq. (5) computes the amount of computation that is required to reach frame f +1 in the free state by considering the amount of computation required to reach the current frame f , the length of the dynamic segment ∆ Θ , the amount of served access requests p (or p + 1 for the pending case), the amount of access requests that can be interfered with, and the time between the expiration of the current and the activation of the next frame H I f . The term min(l, pΛ tot )C) + in Eq. (5), for the free state, constrains the maximum amount of interference a phase can suffer during frame f . Intuitively, pΛ tot represents the property that each access request issued in frame f can be interfered by every other processing element once, i.e., each access request ends up in the last position of the FIFO queue of the arbiter during the dynamic segment. On the other hand, in case there is less interference, i.e., l, then the access requests issued during frame f cannot suffer more interference. For E F based on the pending state, this term changes to min(l, pΛ tot +Λ pre )C) + . In other words, upon activation of frame f there is a pending access request that has to be served and it is interfered by up to Λ pre access requests.
Eq. (7) computes the amount of computation that is required to reach frame f + 1 in the pending state, similarly to Eq. (5). However, frame f +1 shall be reached in the pending state, and therefore, the term H I f is not present in Eq. (7). Instead, the amount of computation during the active frame is increased, such that the last access request cannot be served anymore. That is, in comparison to Eq. (5), the amount of computation is increased by one minislot of size . The last access request cannot be served anymore and the phase stalls until frame f + 1 is activated.
Lemma 3: If frame f is a dynamic slot, Eq. (5) and (7) compute the minimum amount of computation that have to be performed, such that frame f + 1 can be reached in the free and pending state respectively, for u served access requests and i interfering access requests by other phases.
Proof: Eq. (5) and (7) compute the amount of computation that is required to reach frame f + 1 for all possible combinations of access request, that are already served at frame f , denoted u − p, and access requests that have to be served during frame f , denoted p. Similarly, the interferences that have already happened, denoted i − l, and those that can happen during frame f , denoted l, are considered. The rest of the proof is similar to the proof for Lemma 2.
C. Finalization
Algorithm 1 iterates until frame f + 1, that cannot be reached anymore, is found, i.e., frame f +1 such that variable reachable remains false for any u, i, see Line 17. Then the worst-case completion of the phase under analysis is between frame f and f +1. As a result, the data structures E F (f, u, i) and E P (f, u, i), ∀u, i are considered to compute the final WCRT.
Eq. (8) and Eq. (9) compute the WCRT of a phase, in case frame f is a static or a dynamic frame, respectively.
Consider frame f to be a static frame, then Eq. (8) computes the response time t c of a phase by considering the remaining access requests (µ max − u) and the phases computation time (exec max ). Their difference represents the remaining amount of computation that has to be performed, but proved to be insufficient to reach frame f + 1.
Similarly, Eq. (9) computes the response time t c of a phase, if frame f is the dynamic segment. In this case, the interference that might be suffered during that frame has to be considered. As in Eq. (5) and (7), the additional delay due to inference depends on the upper bound of interference (α(f + 1) − i), and the number of issued access request that can be interfered with: (µ max − u)Λ tot in the free state, and (µ max − u)Λ tot + Λ pre in the pending state. The WCRT t c is the maximum resulting value for any u and i.
Lemma 4: Given a constrained adaptive arbiter Θ, Algorithm 1 computes an upper bound of the worst-case response time for a phase with a defined starting time t s , amount of access requests µ max , computation time exec max , and the set of interferers IP .
Proof: E F (f + 1, u, i) and E P (f + 1, u, i) are computed as the minimum of E F (f, u−p, i−l) and E P (f, u−p, i−l), for p and l as defined in Eq. (4) to (7) . Instead of considering the minimum value for E F (f + 1, u, i) and E P (f + 1, u, i), consider all values that are computed in Eq. (4) to (7). In other words, at each iteration, all possible distributions of (a) already served access requests u − p and remaining access requests u, and (b) suffered interferences i − l and interferences that can be suffered in the current frame i, and their respective required computation time are stored in a data structure, not only their minimum. Consider E F n (f + 1, u, i) and E P n (f + 1, u, i) to be the amount of computation that is required to reach frame f + 1, for any distribution of u and i, but the one that results as the minimum. In other words, ∀n : E
Then the amount of computation that remains after frame f + 1 is reduced,
Eventually the remaining computation time is insufficient to reach the next frame f + 1 and the final response time is computed in Eq. (8) and (9) . Since E F n (f, u, i) > E F (f, u, i) and E P n (f, u, i) > E P (f, u, i), the resulting response time t c is reduced and so is the WCRT.
Conclusively, considering any other amount of computation to reach frame f + 1, than the minimum computed in Eq. (4) to (7), leads to a decreased response time, which is upperbounded by the solution derived from Algorithm 1.
D. Complexity
The complexity of the proposed methodology depends on the number of access requests and interference. Consider Algorithm 1, Line 15, then it is clear, that Eq. (5) and (7) are computed f times. The complexity of computing Eq. (5) and Eq. (7) is O((µ max ) 2 α(f ) 2 ), since for every combination of u and i, the minimum amount of computation has to be computed for all possible remaining access requests p and interferences l.
Furthermore, f is limited by a bound in Lemma 1. As a result, the complexity of the proposed approach
, i.e., pseudopolynomial.
VI. ANALYSIS FOR SUPERBLOCKS AND TASKS
In the previous section we showed how to derive the WCRT of a phase. This section describes how to compute the WCRT of a task, which is composed as a sequence of superblocks. Superblocks are composed of sequences of phases, or are represented by a single phase, depending on the resource access model, see Fig. 1 .
The analysis is performed for each phase, while the worstcase starting time of a subsequent phase is the completion time of its preceding phase (in the subsequent execution model), or a dedicated starting time (in the time-triggered execution model). The starting time of the first phase in superblock s i,j is the worst-case completion time of its preceding superblock s i−1,j , or a dedicated starting time in the subsequent and time-triggered execution model, respectively. For the first phase of the first superblock, the starting time is 0. If the deadline d i,j of a superblock s i,j is violated, then the task in unschedulable with this arbitration policy.
Consider t i,j to be the starting time of superblock s i,j (e.g., in the time-triggered execution mode), then without the need to consider any previous or subsequent superblock, the analysis can be performed accordingly. In case the resulting completion time exceeds deadline d i,j , the task is unschedulable.
The pseudo-code for analyzing a task under the sequential model is given in Algorithm 2. Extension to the time-triggered model is omitted due to space constraints. Consider the set of superblocks S j statically scheduled on processing element p j and the set of interfering elements to be in IP . Furthermore, we assume that the length of an arbitration round ∆ Θ + L Θ and the period W j of the set of superblocks S j under analysis to be integer multiples. Otherwise, Algorithm 2 would have to iterate over all possible offsets, i.e., the lcm of ∆ Θ + L Θ and W j . Theorem 1: Algorithm 2 computes the worst-case response time (WCRT) for a set of superblocks S j executing sequentially on a processing element p j .
Proof: The proof is based on Lemma 4 and the assumption of a fully timing compositional architecture, i.e., no timing anomalies. Activating a phase at time t 1 and t 2 results in W CRT 1 ≤ W CRT 2 for t 1 ≤ t 2 . Therefore a sequence of phases can be analyzed by setting the start time of a phase as its predecessors completion time, or 0 if it is the first phase. 
VII. SIMULATIONS
We present experimental results based on a real-world application and on a generated application. The applications are composed of a set of subsequent superblocks, that are modeled according to the general model. The industrial application, from the automotive domain, is composed of 120 superblocks 3 . The interference on the shared resources is modeled as an arrival curve α j for each interfering element, and assumed with a constant slope. The generated application is composed of 209 superblocks, using parameters extracted from the industrial application. It issues 230 access requests and performs computation amounting for about 9 ms. The time required to serve an access request, once access to the resource is granted, is 0.5ms, for both applications. The configuration of the arbiter is varied, such that 6.25% to 87.5% of an arbitration cycle belongs to the dynamic segment, and conclusively 93.75% to 12.5% belongs to the static segment, respectively. In the static segment, one slot is assigned to the application under analysis, while the remainder of the static segment is assigned to other elements, and thus unavailable. This slot amounts for 62.5% of the static segment length. Varying sizes of the dynamic segment affect the size of the static segment, since a larger dynamic segment implies a smaller static segment.
In Fig. 4 , an automotive application is analyzed. For an arbiter with only a small dynamic segment (6.25%), the WCRT increases from 166ms, for 2 interfering processing elements, to 260ms, for a system with 6 interfering elements (which equals an increase of 260/166−1 = 56.6%). With increasing share of the dynamic segment in the arbiter, the WCRT rises for systems with a high number of interfering elements. A dynamic segment, amounting for 25% of the arbitration cycle results in a WCRT of 161ms for two interfering elements, but in a WCRT of 309ms for a system with 6 interfering elements. This equals an increase of 309/161 − 1 = 91.9%.
Further expansion of the dynamic segment, for a large amount of interferers, at first results in a better performance, i.e., the WCRT decreases again. At some point, this effect reverses, and the performance suffers. For the application under consideration, a dynamic segment amounting for 25% to 50% of the arbitration cycle results in the lowest WRCT, i.e., the best performance. For larger dynamic segments, the performance suffers from the diminishing share of the static slot. The smaller the static slot, i.e., the guaranteed service, the larger the WCRT, even for systems with only few interfering elements. In Fig. 4 , the increase of the WCRT for dynamic segments of 50% to 75% is apparent. For a system with only two interfering elements the WCRT increases from 161ms to 514ms, respectively (equals an increase of 514/161 − 1 = 219%.)
Further expansion of the dynamic segment resulted in another reduction of the WCRT. This is a result of (a) only little interference on the shared resource due to the small amount of interfering elements, and (b) the reduced influence of the blocking time in the static segment, between the end of the static slot (aka. frame) assigned to the application under analysis and the activation of the dynamic segment. With the static segment getting smaller and smaller, also this blocking time gets less significant.
Similarly to the automotive application, the generated application in Fig. 5 illustrates the same effects. An increasing amount of interference also results in an increased WCRT, but the effect is reduced compared to Fig. 4 . The amount of interference that is suffered during the dynamic segment depends on the number of interfering elements.
Experimental results show that the problem is non-convex and small changes in the design might lead to a significant increase of the WCRT, emphasizing the need for an efficient and tight analysis approach.
VIII. CONCLUSION
In this paper, we propose an analysis approach to derive a safe (upper) bound of the worst-case response time (WCRT) for tasks in a resource sharing multiprocessor system. Tasks are composed of superblocks and phases, and are statically scheduled on the processing elements. Arbitration on the shared resource is based on an adaptive protocol, e.g., FlexRay protocol, where a static segment with fixed assigned time slots (TDMA) is succeeded by a dynamic segment with FCFS arbitration. Access to the shared resource is nonpreemptive and synchronous and results in blocking of the task until access is granted by the arbiter. We propose a computationally efficient analysis approach that takes interference due to contention on the shared resource into consideration. Using a dynamic programming approach, we derive a tight WCRT, for a given tight interference representation. Experimental results show that the problem cannot be modeled as a convex optimization problem and that minor deviations of the arbiter result in significantly increased WCRT. Extensions to adaptive arbiters with greedy arbitration and Round Robin arbitration in the dynamic segment are possible, but omitted due to space constraints.
